



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/536,828

05/27/2005

Makoto Kitabatake

071971-0251

6640

20277 7590 06/29/2009
MCDERMOTT WILL & EMERY LLP
600 13TH STREET, N.W.
WASHINGTON, DC 20005-3096

EXAMINER

KALAM, ABUL

ART UNIT

PAPER NUMBER

2814

MAIL DATE

DELIVERY MODE

06/29/2009

PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary	Application No. 10/536,828	Applicant(s) KITABATAKE ET AL.	
	Examiner Abul Kalam	Art Unit 2814	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 10 March 2009.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-6 and 12-19 is/are pending in the application.
- 4a) Of the above claim(s) 5,6 and 12-14 is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-4 and 15-19 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

1. **Claims 1-4, 15 and 19** are rejected under 35 U.S.C. 103(a) as being unpatentable over **Yanagisawa (US 2004/0080028)** in view of **Glenn et al. (US 6,566,164; hereinafter, Glenn)**.

With respect to **claim 1**, **Yanagisawa** teaches a semiconductor apparatus (**Fig. 2**) comprising:

a semiconductor chip (**11, Fig. 2**) including a power semiconductor device (**¶ [0005], [0038]**);

a first base material (**13, Fig. 2**) made of an electrically conductive material (**¶ [0040]**) and electrically connected (**¶ [0038]: electrode 11b**) to a part of a lower surface of said semiconductor chip (**11**);

a heat conducting member (**15, Fig. 2**) coming in contact with a part of an upper surface of said semiconductor chip (**11**) and releasing heat directly from said semiconductor chip (**¶ [0044]**);

an encapsulating material **(21, Fig. 2)** for encapsulating said semiconductor chip **(11)** and said heat conducting member **(15)**;

wherein the semiconductor apparatus further comprises a second base material **(14, Fig. 2)** made of a metal material **(¶ [0039])** and disposed on a part of said upper surface of said semiconductor chip **(11)**,

wherein said power semiconductor device is a vertical element **(¶ [0038])**,

wherein a part of said first base material **(19, Fig. 2)** is extruded outside said encapsulating material **(21)** and works as a first external connection terminal **(¶ [0038])**;

wherein a part of said second base material **(20, Fig. 2)** is extruded outside said encapsulating material **(9)** and works as a second external connection terminal **(¶ [0038])**,

wherein a first intermediate member **(11b, Fig. 2)** made of an electrically conductive material **(¶ [0038]: electrode)** is provided under the lower surface of said semiconductor chip and between said first base material **(13)** and said semiconductor chip **(11)**; and

wherein the semiconductor chip **(11, Fig. 3)** and the first base material **(13)** are electrically connected with each other through the first intermediate member **(11b, ¶ [0038])**.

Thus, **Yanagisawa** teaches all the limitations of the claim with the exception of disclosing:

wherein a second intermediate member made of a material having a lower heat conductivity than said first intermediate member is provided under the lower surface of

said semiconductor chip and between said first base material and said semiconductor chip; and

wherein the power semiconductor device is constructed by using a wide band gap semiconductor.

However, **Glenn** teaches a power semiconductor device (**Fig. 2**) wherein a first intermediate member (**22, col. 1, lines 42-43: solder**) and a second intermediate member (**23, col. 1, lines 38-39: polysilicon**) made of a material having a lower heat conductivity than said first intermediate member (**it is implicit that polysilicon 23 has lower heat conductivity than solder 22**) are provided under the lower surface of said semiconductor chip (**14, Fig. 2**) and between the first base material (**20**) and said semiconductor chip (**14**). Therefore it would have been obvious to one of ordinary skill in the art at the time of the invention, to incorporate the teachings of Glenn into the device of Yanagisawa, to form a first and second intermediate member between the chip and base material in order to improve the electrical connection and structural integrity of the device.

Regarding the limitation of "a wide band gap semiconductor," note that using wide band gap semiconductors to construct power semiconductor was well known and conventional in the semiconductor art at the time of the invention, and thus, is generally recognized as being within the level of ordinary skill in the art.

With respect to **claim 2, Yanagisawa and Glenn** teach the semiconductor apparatus of claim 1, as set forth above. Regarding the limitation, "wherein said power

semiconductor device has a region where a current passes at a current density of 50 A/cm² or more,” Applicant has not shown such a claimed range to be critical or yield unpredictable results, and thus, absent evidence of disclosure of criticality for the range giving unexpected results, it is not inventive to discover optimal or workable ranges by routine experimentation. See *In re Aller*, 220 F.2d 454, 105 USPQ 233, 234 (CCPA 1955). Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to form a power semiconductor device with a current density as claimed, because the prior art teaches a device substantially identical in structure and material, to that of Applicant’s claimed invention.

With respect to **claim 3**, **Yanagisawa** teaches wherein said encapsulating material is made of resin (**21, Fig. 2; ¶ [0042]**) and said heat conducting member (**15**) is exposed from said encapsulating material (**21, Fig. 2**).

With respect to **claim 4**, **Glen** teaches a radiation fin (**340, Fig. 6**) that is in contact with the heat conducting member (**330**) and is extruded outside said encapsulating material (**18**).

With respect to **claim 15**, **Yanagisawa** teaches wherein another heat conducting member (**16, Fig. 2**) is in direct contact with the lower face of said semiconductor chip (**11**).

With respect to **claim 19**, **Yanagisawa and Glenn** teach the semiconductor apparatus of claim 1, as set forth above. Furthermore, SiC is a well known wide band gap semiconductor used to construct power semiconductor devices.

2. **Claims 1-4, 16, 18 and 19** are rejected under 35 U.S.C. 103(a) as being unpatentable over **Mamitsu et al. (US 6,703,707)** in view of **Litwin (US '047; cited above)**.

With respect to **claim 1**, **Mamitsu** teaches a semiconductor apparatus (**Fig. 36**) comprising:

a semiconductor chip (**501a, Fig. 36**) including a power semiconductor device (**col. 33, line 50**);

a first base material (**504, Fig. 36**) made of an electrically conductive material (**col. 34, lines 26-27**) and electrically connected (**through bond members 502**) to a part of a lower surface (**505b**) of said semiconductor chip (**501a**);

a heat conducting member (**503, Fig. 36**) coming in contact with a part of an upper surface (**505a**) of said semiconductor chip (**501a**) and releasing heat directly from said semiconductor chip (**col. 37, lines 41-52**);

an encapsulating material (**514, Fig. 36**) for encapsulating said semiconductor chip (**501a**) and said heat conducting member (**503**);

wherein the semiconductor apparatus further comprises a second base material (**509/510, Fig. 36**) made of a metal material (**col. 34, lines 45-46**) and connected to a part of said upper surface (**505a**) of said semiconductor chip (**501a**),

wherein said power semiconductor device is a vertical element (**col. 33, lines 40-45**),

wherein a part of said first base material (**504a, Fig. 27**) is extruded outside said encapsulating material (**514**) and works as a first external connection terminal (**col. 35, lines 5-10**);

wherein a part of said second base material (**509, Fig. 36**) is extruded outside said encapsulating material (**514**) and works as a second external connection terminal,

wherein a first intermediate member (**502, Fig. 36**) made of an electrically conductive material (**col. 34, lines 27-29: solder**) and a second intermediate member (**514, Fig. 36**) made of a material (**col. 34, lines 64-66: resin**) having lower heat conductivity than said first intermediate member (**solder 502**) are provided between said first base material (**504**) and said semiconductor chip (**501a**); and

wherein the semiconductor chip (**501a, Fig. 36**) and the first base material (**504**) are electrically connected with each other through the first intermediate member (**502**).

Thus, **Mamitsu** teaches all the limitations of the claim with the exception of disclosing: a wide band gap semiconductor.

However, **Litwin** discloses semiconductor chips containing power transistors constructed by using wide band gap semiconductor material (**SiC**) (**col. 1: Ins. 35-67**). **Litwin** discloses that transistors based on silicon carbide, which is a well known wide band-gap semiconductor, are another alternative to transistors based on Si or GaAs for power applications at high frequencies.

Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify the semiconductor chip of **Mamitsu** to include wide band gap semiconductor devices, as taught by **Litwin**, because semiconductor devices

based on silicon carbide (SiC) are capable of handling high power densities and can operate at high temperatures, thus improving the speed, reliability and performance of semiconductor chips (**col. 2: Ins. 1-10**).

With respect to **claim 2, Mamitsu and Litwin** teach the semiconductor apparatus of claim 1, as set forth above. Regarding the limitation, “wherein said power semiconductor device has a region where a current passes at a current density of 50 A/cm² or more,” Applicant has not shown such a claimed range to be critical or yield unpredictable results, and thus, absent evidence of disclosure of criticality for the range giving unexpected results, it is not inventive to discover optimal or workable ranges by routine experimentation. See *In re Aller*, 220 F.2d 454, 105 USPQ 233, 234 (CCPA 1955). Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to form a power semiconductor device with a current density as claimed, because the prior art teaches a device substantially identical in structure and material, to that of Applicant’s claimed invention.

With respect to **claim 3, Mamitsu** teaches wherein said encapsulating material (**514, Fig. 36**) is made of a resin or glass (**col. 34, line 66**), and said heat conducting member (**503**) is exposed from said encapsulating material (**Fig. 514**).

With respect to **claim 4, Mamitsu** teaches wherein said apparatus further comprises a radiation fin (**col. 37, lines 41-52: “cooling member”**) that is contact with said heat conducting member (**503**) and is extruded outside said encapsulating material (**514, Fig. 36**).

With respect to **claim 16**, **Mamitsu nor Litwin** teach wherein a contact area between said semiconductor chip and said base material is smaller than a half of an area of the upper or lower surface of said semiconductor chip. However, note that a modification in physical dimension, such as the surface area of a semiconductor chip, is generally recognized as being within the level of ordinary skill in the art. Furthermore, the claimed dimensional limitation does not yield unpredictable results, nor is it critical to the invention.

With respect to **claim 18**, **Mamitsu** teaches wherein said external connection terminal of said first base material (**504**) is configured to be mounted (**col. 33, lines 44-45**). It is well known in the art that terminals are configured to be mounted on a print wiring board. Furthermore, note that limitation of "configured to be mounted on a print wiring board," is considered functional language. It has been held that an apparatus must be distinguished from the prior art in terms of structure rather than function. *In re Schreiber*, 128 F.3d 1473, 1477-78, 44USPQ2d 1429, 1431-32 (Fed. Cir. 1997).

With respect to **claim 19**, **Mamitsu and Litwin** teach the semiconductor apparatus of claim 1, as set forth above. Furthermore, **Litwin** teaches wherein said wide band gap semiconductor is SiC (**col. 1: Ins. 63-66**).

3. **Claim 17** is rejected under 35 U.S.C. 103(a) as being unpatentable over **Mamitsu et al. (US '707; cited above)** and **Litwin ('047; cited above)**, as applied to claim 3 above, and further in view of **Wu et al. (US 6,590,281)**.

With respect to **claim 17, Mamitsu** further discloses another semiconductor chip **(501b, Fig. 36)**, which is also connected to said first base material **(504)**. However, neither **Mamitsu** nor **Litwin** teach wherein said another semiconductor that is stacked on the first semiconductor chip.

However, **Wu** teaches a semiconductor apparatus wherein a semiconductor chip **(24, Fig. 4)** is stacked on another semiconductor chip **(25)**. Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention, to combine the teaching of Wu, with the teachings of Mamitsu and Litwin, to form a semiconductor apparatus wherein two semiconductor chips are stacked on top of each other, for the purpose of reducing the package size.

Response to Arguments

4. Applicant's arguments filed March 10, 2009, have been considered but are moot in view of new grounds of rejection.

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the

Art Unit: 2814

shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Abul Kalam whose telephone number is (571)272-8346. The examiner can normally be reached on Monday - Friday, 9 AM - 5 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael M. Fahmy can be reached on 571-272-1705. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/A. K./
Examiner, Art Unit 2814

/Wael M Fahmy/
Supervisory Patent Examiner, Art
Unit 2814